UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/673,678	09/29/2003	Rojit Jacob	NVDA/P002844	2021

26290 7590 04/30/2007

PATTERSON & SHERIDAN, L.L.P.
3040 POST OAK BOULEVARD
SUITE 1500
HOUSTON, TX 77056

EXAMINER	
FIEGLE, RYAN PAUL	

ART UNIT	PAPER NUMBER
2183	

MAIL DATE	DELIVERY MODE
04/30/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/673,678	JACOB ET AL.	
	Examiner	Art Unit	
	Ryan P. Fiegle	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *02 April 2007*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-18 and 20-25* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-18 and 20-25* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/2/07 has been entered.

Claim Objections

2. Claims objected to because of the following informalities:

3. Claim 10 does not appear to be independent form or rely on another claim. Appropriate correction is required.

4. Claim 14 recites an instruction cache twice. It is believed that the second instance is meant to be a data cache. Appropriate correction is required.

5. Claim 20 objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

Claim Rejections - 35 USC § 103

6. Again, as was discussed in the advisory action and multiple phone interviews, ***the invocation of 103(c) does not disqualify Master as a 103 reference***, even with the benefit of the provisional application date, which the examiner agrees discloses the claimed invention. This is because the publication date of Master makes it a "102(a)" type reference, even with the applicant's benefit of the provisional date. Again, please remember that even though we are referring to "102(e)" and "102(a)" references, this has nothing to do with a 102 rejection; it simply refers to what kind of "date" reference is applicable under 103(a) when 103(c) is invoked. It is true that 103(c) disqualifies Master as a "102(e)" type reference under 103(a); however, the applicant even states in the remarks that 103(c) only disqualifies subsections (e), (f) and (g) of 102. Subsection (a) of 102 is still applicable as a 103 reference even when 103(c) is invoked.

Master is still a "102(a)" type reference because it was ***published*** four days before the instant application's provisional filing date. Therefore, it is still valid to use as a 103 reference. The best way to overcome this, as discussed in the phone interviews, is to swear behind the reference if capable.

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

8. Claims 1-3, 7-9, 14-17, 22-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Master et al. (US PGPub 2002/0138716).

9. As per claim 1:

Master et al. teach an integrated circuit comprising:

a plurality of computational (¶45);

a first and a second processing node each having a core processor with a common architecture (¶12; ¶47; ¶28) (Paragraph 12 shows that they have common architectures. Paragraph 47 shows that each matrix has a core. Paragraph 28 that either the KARC or MARC can constitute a first node.), wherein the common architecture is configurable in response to a first configuration command to be a control node adapted to control an interconnection of said computational elements to perform a selected task and configure in response to a second configuration command to be a programmable scalar node (PSN) adapted to perform a computational application (¶29);

a first memory associated with said first processing node; a second memory associated with said second processing node (¶44; Figure 4) (Paragraph 44 shows that each mode has local memory. Figure 4 shows that the memory is associated with the core of the node.);

a first interface for coupling said core processor of said first processing node to said first memory and to said computational elements (¶29; ¶45; ¶47; Figure 3, data interconnect network);

a second interface for coupling said core processor of said second processing node to said second memory and to said computational elements, the first interface and

the second interface having the same architecture (¶25; ¶29; ¶45; ¶47) (Paragraph 25 shows that the MARC and KARC are made of the same matrices as the first processing node, and therefore will be set up the same way.).

While Mast does not teach a data cache and instruction cache, the implementations and benefits of Harvard-architecture caching is extremely well known in the art. It would have been obvious to one of ordinary skill in the pertinent art to apply a Harvard caching system to Master.

10. As per claim 2:

The integrated circuit of claim 1 further comprising means for temporally adapting said second node and said computational elements to perform a selected function (¶40).

11. As per claim 3:

The integrated circuit of claim 2 wherein said temporal means further comprises executable code defining said selected function stored in at least a memory (¶40).

12. As per claim 7:

The integrated circuit of claim 1 wherein said computational elements include a plurality of arithmetic nodes, a plurality of bit-manipulation nodes and a plurality of finite state machine nodes (¶45).

13. As per claim 8:

The integrated circuit of claim 1 further comprising a plurality of said second processing nodes and an interconnection network, the plurality of said second

processing nodes coupled through the interconnection network to said first processing node and plurality of computational elements (¶26; Figure 1).

14. As per claim 9:

An integrated circuit comprising:

a first node having:

a first core processor configurable in response to a first configuration signal into a controller node for execution of operating system code (¶26, ¶29);

a first memory for storing operating system executable code (¶44);

means for transferring operating system executable code and data from said first memory to said first core processor (¶29);

a plurality of computational elements adapted to perform a selected function (¶33)

a second node having:

a second core processor having the same circuit architecture as the first core processor, the second core processor configurable into a RISC processor for execution of application code (¶28);

a second memory for storing application code (¶44);

means for transferring application code and data from said second memory to said second core processor (¶29); and

an interconnection network coupling said controller node and said RISC processor to said plurality of computational elements to perform the selected function (¶26) (Figure 1, item 110);

a first interface coupling said first core processor to said interconnection network (Figure 1, item 110) (Part of matrix interconnection network 110 connects the individual matrices into the network); and

a second interface coupling said second core processor to said interconnection network, the first and second interfaces having a common interface architecture (Figure 1, item 110) (Part of matrix interconnection network 110 connects the individual matrices into the network).

15. As per claim 14:

An integrated circuit having a plurality of computational elements and an interconnection network for interconnecting said computational elements, said integrated circuit comprising:

a controller node comprising:

a first core processor for executing operating system code (¶47);

a first memory for storing operating system executable code (¶44); and

a first interface coupled to said first core processor and to the interconnect network, for receiving and transferring to the first core processor a portion of an input stream from an external source, said input stream having configuration information or executable code (¶29); and

a programmable scalar node comprising:

a second core processor for executing instructions, the second core processor having the same circuit architecture as the first core processor (¶28, ¶29);

an instruction memory for storing said instructions (¶44);

a data memory (¶44);

a second interface coupled to said second core processor and to the interconnection network for receiving an input stream from the controller node, said input stream having configuration information (¶29).

While Mast does not teach a data cache and instruction cache, the implementations and benefits of Harvard-architecture caching is extremely well known in the art. It would have been obvious to one of ordinary skill in the pertinent art to apply a Harvard caching system to Master.

16. As per claim 15:

Master et al. do not teach the integrated circuit of claim 14 further comprising means for accessing said first core processor and said first memory to debug error conditions.

This would entail a JTAG controller, which is well known in the art along with its many known advantages, and it is obvious to see why Master et al. would have motivation to add it.

17. As per claim 16:

The integrated circuit of claim 14 further comprising means for node-to-node communication (¶29).

18. As per claim 17:

The integrated circuit of claim 14 further comprising a second memory for storing executable code for controlling the interconnection of said computation elements in response to configuration information (¶40).

19. As per claim 22:

The integrated circuit of claim 14 further comprising means for controlling power consumption (Abstract).

20. As per claim 23:

The integrated circuit of claim 1, wherein the control node is configured to change the interconnecting of said computational elements and said first and second processing nodes to define a second task to achieve a second function previously not available or existent (¶41).

21. As per claim 24:

While Master does not explicitly state that the PSN nodes (Figure 1, items 150E-N) can be configured as RISC processors, such would have been inherent since the logic required to implement a RISC processor is present in the nodes (¶28) and RISC processors are well known to be able to perform various tasks which would be beneficial to Mater's system.

22. As per claim 25:

The integrated circuit of claim 9, wherein the controller node is configured to change the interconnection network coupling said controller node to said computational elements to perform a second selected function not available or existent (¶41).

23. Claims 4-6 and 18, 20 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Master et al. (US Patent 2002/0138716) as applied to claims 3 and 17 above in view of Fallside et al. (US Patent 6,326,806).

24. Master et al. teach claims 3 and 14 for the reasons stated above.

25. As per claim 4:

Master et al. does not teach the integrated circuit of claim 3 wherein said executable code is downloaded from the Internet by said first processing node in which Fallside et al. do (Fallside et al.: column 1, lines 63-67; column 2, lines 1-9).

Fallside et al. comment that FPGA systems are at a disadvantage because reconfiguring an FPGA requires special hardware, while other systems can be upgraded from the Internet. Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Fallside et al. to Master et al. would provide the advantage of easier reconfiguration by using the Internet.

26. As per claim 5:

The integrated circuit of claim 4 wherein said executable code comprises operating system code (Master et al.: ¶41).

27. As per claim 6:

The integrated circuit of claim 5 wherein said first processing node initiates the temporal adaptation of said computational elements and said second processing node to perform said selected function (Master et al.: ¶41).

28. As per claim 18:

The integrated circuit of claim 14 further comprising means for controlling an initiation of operation of said computational element upon reset or power on (Fallside et al.: column 2, lines 2-9) (Motivation for applying Fallside to Master is provided above).

29. As per claim 20:

The integrated circuit of claim 14 further comprising:

a data cache; and

an instruction cache (Official Notice) (Though Masters does not disclose an instruction cache and a data cache, such are very well known in the art as well as their known advantages, and it is obvious to see why Master et al. would have motivation to add them).

30. As per claim 21:

The integrated circuit of claim 20 further comprising a memory arbitration unit for managing access to said data memory and said instruction memory (Master et al.: ¶29) (The interconnection network takes care of memory accesses).

31. Claims 10-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Master et al. (US Patent 2002/0138716) as applied to claim 9 above in view of Trimberger et al. (US Patent 5,646,545).

32. Master et al. teach claim 9 for the reasons stated above.

33. As per claim 10:

Master et al. do not teach the integrated circuit of claim 9 wherein said first node further comprises a configuration register, said configuration register containing a bit for determining whether said first node functions as the controller node or as a RISC processor.

Though Master states that the controller can be a FSM or a RISC processor, he does not disclose changing between these two configurations.

Trimberger discloses a state register, which keeps track which configuration a FPGA is in and blocks other memory cells containing other configurations while in that state (Trimberger et al.: Abstract).

Trimberger states that prior ways of reconfiguring FPGAs is time consuming and that his method will save time in reconfiguring (Trimberger et al.: column 1, lines 50-61).

Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Trimberger et al. to Master et al. would make the reconfiguration of the controller faster.

34. As per claim 11:

The integrated circuit of claim 9 wherein said configuration register bit, when set, protects a portion of memory from access by said computational elements (Trimberger et al.: Abstract).

35. As per claim 12:

The integrated circuit of claim 9 further comprising a protected portion of memory accessible only to said controller node (Master et al.: ¶44).

36. As per claim 13:

The integrated circuit of claim 9 wherein said first node and said second node further comprise:

an interface having:

a data distributor for receiving an input stream from an external source, said input stream having configuration information, application code, or executable code (Master et al.: ¶29, ¶40, ¶41);

a hardware task manager for receiving configuration information from said data distributor (Master et al.: ¶41);

a DMA engine for receiving data and executable code from said data distributor (Master et al.: ¶29; ¶40);

a controller for providing said interface access to a set of registers associated with the corresponding first or second core processor (Master et al.: ¶47); and

an interrupt controller for detecting an interrupt condition (Master et al.: ¶29) (The network interconnect handles control and I/O signals which cause interrupts; an interrupt controller is inherent since the interrupts need to be handled.

Response to Arguments

37. Applicant's arguments filed 4/2/07 have been fully considered but they are not persuasive.

38. As discussed above, Master is still applicable as a 103 reference.

Conclusion

39. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan P. Fiegle whose telephone number is 571-272-5534. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ryan P Fiegle
Examiner
Art Unit 2183

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100